



Sub-10 nm Diameter InGaAs Vertical Nanowire MOSFETs

X. Zhao, C. Heidelberger, E. A. Fitzgerald, W. Lu, A. Vardi,
and J. A. del Alamo


*Microsystems Technology Laboratories,
Massachusetts Institute of Technology*



Outline

- Motivation
- Process technology
- Device electrical characteristics
- Conclusions

Vertical NW MOSFETs: ultimate scalable transistor




Vertical NW MOSFET:

→ uncouples footprint scaling from L_g , L_{spacer} , and L_c scaling

State-of-the-art VNW MOSFETs: Si/Ge


Peak g_m of Si and Ge VNW MOSFETs ($V_{ds} = 1-1.2$ V)



- D = 18 nm devices demonstrated

State-of-the-art VNW MOSFETs: InGaAs


Peak g_m of InGaAs ($V_{DS}=0.5$ V), Si and Ge VNW MOSFETs



- InGaAs competitive with Si



State-of-the-art VNW MOSFETs: InGaAs

Peak g_m of InGaAs ($V_{DS}=0.5$ V), Si and Ge VNW MOSFETs



- InGaAs competitive with Si
- ***Need to demonstrate VNW MOSFETs with $D < 10$ nm***

III-V VNW MOSFET process flow @ MIT



InGaAs vertical nanowires @ MIT

Key enabling technologies:

- RIE = $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ chemistry
- Digital Etch (DE) =
self-limiting O_2 plasma oxidation + H_2SO_4 or HCl oxide removal



RIE


+ 5 cycles DE

- Radial etch rate = 1 nm/cycle
- Sub-20 nm NW diameter
- Aspect ratio > 10
- Smooth sidewalls

Zhao, IEDM 2013

Zhao, EDL 2014

Zhao, IEDM 2014




Challenge for sub-10 nm VNW: mechanical stability

Lu, EDL 2017

Difficult to reach 10 nm VNW diameter due to breakage

8 nm InGaAs VNWs: Yield = 0%



Water-based acid is problem:

Surface tension (mN/m):


- Water: 72
- Methanol: 22
- IPA: 23

Solution: *alcohol-based digital etch?*

Alcohol-Based Digital Etch


8 nm InGaAs VNWs after 7 DE cycles: Lu, EDL 2017

10% HCl in DI water
Yield = 0%



Radial etch rate: 1.0 nm/cycle

10% HCl in IPA
Yield = 97%



Radial etch rate: 1.0 nm/cycle



Alcohol-based DE enables $D < 10$ nm

D=5.5 nm VNW arrays

90% yield


10% H₂SO₄ in methanol

Lu, EDL 2017




- H₂SO₄:methanol yields 90% at D=6 nm!
- Viscosity matters: methanol (0.54 cP) vs. IPA (2.0 cP)

Toward sub-10 nm InGaAs VNW MOSFETs



Starting heterostructure:



$D = 40, 30, 18, 15, 11, 7 \text{ nm}$


No. of wires = 1

$L_{\text{ch}} = 80 \text{ nm}$

EOT = 1.25 nm



New element: H_2SO_4 :methanol DE

D = 15 nm Mo-contacted device






Single nanowire MOSFET:


- D = 15 nm & $L_{ch} = 80\text{ nm}$
- $S_{lin} = 69\text{ mV/dec}$
- 2.5 nm Al₂O₃ (EOT = 1.25 nm)
- 300 °C N₂ RTA, 1 min



Diameter scaling of Mo devices




* Mean values
of 3 individual
devices




- Narrowest working device has $D = 15 \text{ nm}$
- R_{on} skyrockets with $D \downarrow$

Challenge for sub-10 nm VNW: top contact






Lee IEDM 2013




Solution: *alloyed contacts?*

Ni contacted D = 7 nm MOSFET





Ni contacted D = 7 nm MOSFET



Single nanowire MOSFET:

- $D = 7 \text{ nm}$ & $L_{\text{ch}} = 80 \text{ nm}$
- $2.5 \text{ nm Al}_2\text{O}_3$ (EOT = 1.25 nm)
- $200 \text{ }^\circ\text{C FGA}$, 1 min
- $I_{\text{on}} = 350 \text{ } \mu\text{A}/\mu\text{m}$ @ $V_{\text{DD}} = 0.5 \text{ V}$ & $I_{\text{off}} = 100 \text{ nA}/\mu\text{m}$






Output characteristics vs. D

D = 7 nm




D = 15 nm

D = 30 nm

Ni





Mo





Better current situation at D = 15 nm devices

Diameter scaling of Ni vs Mo devices




* Mean values
of 3 individual
devices




Excellent g_m & I_{on} scaling with D for Ni devices

Benchmarking



High performance and good electrostatics

Benchmarking




- First sub-10 nm diameter VNW transistor of any kind
- Record performance

Conclusions

- First sub-10 nm diameter VNW transistors of any kind in any material system
- Key technologies: alcohol based DE + Ni alloyed contact
- Record performance demonstrated
- Top contact: key challenge for VNW MOSFET technology

Appendix

Ni contact for sub-10 nm InGaAs VNW MOSFETs



Starting heterostructure:

n+ InGaAs: 11 nm
n+ InAs: 2 nm
n+ $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$: 6 nm
n+ InGaAs, 55 nm
i InGaAs, 80 nm
n+ InGaAs, 300 nm

$D = 40, 30, 18, 15, 11, 7 \text{ nm}$





No. of wires = 1

$L_{\text{ch}} = 80 \text{ nm}$

$\text{EOT} = 1.25 \text{ nm}$


New elements: H_2SO_4 :methanol DE + Ni alloyed contact

Effect of RTA





- Performance for Ni devices \downarrow then \uparrow with $\uparrow T$
- Refractory metal Mo contact \rightarrow thermal stability

D = 30 nm Mo-contacted device




Single nanowire MOSFET:

- D = 30 nm & $L_{ch} = 80\text{ nm}$
- 2.5 nm Al_2O_3 (EOT = 1.25 nm)
- 300 °C N_2 RTA, 1 min
- $S_{lin} = 66\text{ mV/dec}$




Diameter scaling: electrostatics



- DIBL degradation likely due to top contact
- Narrowest working device is 15 nm for Mo

Diameter scaling: performance



Excellent g_m & I_{on} scaling with D for Ni devices

Acknowledgement

- NSF E3S, Lam Research and SRC for funding
- Fabrication facility at MIT labs: MTL, SEBL
- MIT colleagues: W. Chern, T. Yu, L. Xia, D. Antoniadis, J. Hoyt
- E3S colleagues: E. Yablonovitch, M. Wu, M. Eggleston, A. Lakhani